In the past years special chips for external test have been successfully used for random pattern testing. In this paper a technique is presented to combine the advantages of such a low cost test with the advantages of pseudo-exhaustive testing, which are an enhanced fault coverage and a simplified test pattern generation.
Introduction
Using built-in self-test (BIST) techniques, a high speed test can be performed without an expensive automatic test equipment, and the test equipment on chip can be used for the fault diagnosis of the system. Significant hardware savings are obtained, if the self-test circuitry is partly implemented externally on a special chip, which performs test control, test pattem generation and evaluation. The basic structure of such a chip is shown in figure 1.
Such an extemal test chip for generating random pattems was proposed in [3,8, e.g.]. Higher fault coverages and shorter test Paper 30.3 670 times are possible using weighted random pattems; pertinent extemal test systems were presented in [20, 22] . Practical experience has shown that they allow faster testing than a conventional method. If they are mounted on board together with the circuit to be tested, they can also be used for fault diagnosis later on.
extemal test chip CUT pnmary mputs In order to combine the advantages of external low-cost testing and pseudo-exhaustive testing, two tasks have been solved: 1) An algorithm has been developed to generate pseudoexhaustive test sets and to encode them into a compact representation.
2) A chip has been designed and fabricated, which can be programmed with the information obtained in step 1) and generates the corresponding pseudo-exhaustive test set.
The algorithm of step 1) determines groups of cones that can be exhaustively tested in parallel. A pseudo-exhaustive test is provided by the successive test of these test groups. As two arbitrary cones can always be simultaneously tested, we obtain m2w-1 as an upper bound for the size of the test set. Here m denotes the number of outputs of the circuit and w the maximum number of inputs of the cones. For most conventional pseudoexhaustive BIST approaches, only smallest upper bounds bigger than m.2W can be derived [ 101.
For each group the test patterns are generated by a switch-matrix which is fed by a w-bit counter. The information generated in step 1) is used to control the switch-matrix. It is stored in an embedded RAM (see fig. 2 ). The results generated by the new algorithm of step 1) can also be used for the multiplexer or reconfigurable counter design proposed in [19] , but by using the programmable chip of figure 2 we get a more flexible solution.
pnmary inputs of the CUT In section 2 we will start with a formal definition of a pseudoexhaustive test set. Then the notion of simultaneously testable cones will be made more precise in section 3. As the problem to find a minimal number of test groups will turn out to be npcomplete, a fast heuristic will be developed. Subsequently in section 4 we will describe the design of the proposed test chip in more detail. In section 5 we will show, how this approach can be extended to the pseudo-exhaustive test of sequential circuits. Finally we will present some experimental results. It will be demonstrated that, together with the appropriate segmentation tools, our approach yields an effective pseudo-exhaustive test for all well-known ISCAS-benchmark circuits [61.
Basic definitions and facts
In the following we only consider circuits with a complete scan path. The extension to sequential circuits is discussed in section 5.
For the purpose of pseudo-exhaustive pattern generation it is sufficient to know for each output the set of inputs it depends on. In [ 141 this information is represented by a mamx, the socalled dependence matrix. We describe the input-output relationship by a cover of the set of inputs. A characteristic cover 3 describes the class of circuits having the same, input-output relationships. All circuits of this class can be tested by the same pseudo-exhaustive test. Therefore in the following we define pseudo-exhaustive tests for characteristic covers 3 := ( I ( O ) )~O . 
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The starting point of the presented approach is the idea of "partitioning dependence matrices" suggested in [ 141. Therefore we briefly sketch the underlying concepts: The set I of inputs is partitioned into subsets, which can share the same signal during the test. For the example circuit of figure 3 this is illustrated by figure 4.
Inputs 2 and 6 of the example circuit share the same test signal, and a pseudo-exhaustive test set T is produced by a 5-bit counter. In the following this is made more precise.
Signals Inputs I outputs 0 (1,4,2)). A pseudo-exhaustive test set for A , can be generated 
. An algorithm for pseudo-exhaustive test generation
If the set of inputs I can be partitioned into r subsets compatible with the characteristic cover 3 := (I(o))=o, only a simple r-bit counter is required to generate a pseudo-exhaustive test set for 3. Unfortunately, if it is not possible to keep r below a certain limit (e.g. r I20), this technique is no longer feasible, because the test time increases exponentially with r. This problem can be overcome, if the cover 3 is divided into groups, such that each group can be tested by a w-bit counter (w 2 maxlI(o)l).
E O
The algorithm to be presented in the sequel identifies groups of input sets, such that the size of the overall test set, which is obtained by a successive test of the groups, is kept small. First we state exactly, when a group of input sets can be tested by a w-bit counter: Hence a pseudo-exhaustive test can be generated by a w-bit counter if for each group of w-testable input sets the connections between the counter outputs and the inputs I are adapted corresponding to the mapping 9 A self-test configuration based on this fact was presented in [19] . The new test generation algorithm to be presented can be used for an efficient design of this structure. The size of the generated test set is g2w. Hence we have to reduce the number g of w-testable groups of cones, and solve the following decision problem: iii) ForiEI\Ip,,(p*) weset%(i) := 1.
qed.
Theorem 3 provides a simple criterion to decide whether a set I@*) can be added to a w-testable p u p of input sets without disturbing w-testability. The input data required are the characteristic cover J and the value for w 2 maxlI(o)l. In each step we choose p* such that II(p*) n Ipl is minimal. Thus we try to maximize the remaining degrees of freedom in succeeding steps of the algorithm. The algorithm of figure 7 uses this procedure to divide the characteristic cover into w-testable groups. Figure7: Algorithm to identify groups of w-testable input sets.
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Input of the procedure is the characteristic cover 3. The value of w is adjusted to the smallest possible value. The procedure returns the required number g of groups, and a list 9 containing the corresponding subsets P,c 0.
Applied to the example circuit of figure 3 the above algorithm proceeds as follows. The variable w is set to maxlI(o)l = 3. For g=1 first p*= 1 is chosen. As I(1) n I(2) c I(1) and II(1) U I(2)l is smaller than II(1) U I(3)l and II(1) U I(4)1, in the next step p*= 2 is chosen. Since I(3) n I[1,2) = I(4) n I[1,2) = { 1,4) Q 1(1) and [ 1,4) Q I(2) the first group of 3-testable input sets cannot be enlarged. For g = 2 the sets 1(3) and 1(4) are collected in a group and the algorithm stops. The result is a partition into 2 w-testable groups of input To provide all the information which is needed to generate a pseudo-exhaustive test set for a characteristic cover 3, the basic algorithms of figures 6 and 7 must be extended. For each Py the corresponding mappings ny must be determined. In the procedure w-testable-group of figure 6, ny is initialized with x+i) := 1 for all i e I, and in each step of the iterative con- If the algorithm of figure 8 is used, the required information is described by nj := ny cp.
With these data, a pseudo-exhaustive test set can be constructed according to lemma 2. A possible representation of the data required for test generation is a matrix TG = ($) with entries $ := n+i) (nj(i) respectively). TG is called the test generation matrix of the characteristic cover 3.
This way pseudo-exhaustive test sets were derived for a large number of example circuits, in particular for all the ISCASbenchmark circuits. In all the cases, only a small number g of groups and moderate test lengths were required. The results are discussed in section 6.
Design of the external test chip
The required information for test generation can be represented in the compact form of a test generation matrix TG. The information can be stored in an embedded RAM and this way can be used to control the test generation done by a w-bit counter. In the following we describe the design in more detail. The basic components are a RAM, a register to store the number g of wtestable groups of input sets and the number of primary inputs and scan elements, a w-bit counter, a switch matrix controlled by a decoder, a shift register and a test control unit. We omit to describe the process of test evaluation, which is c a n i d out by a signature analysis register SA as seen in figure 10.
SR
Figure 10: External pseudo-exhaustive test by the developed chip.
As explained above, the RAM contains the test generation matrix TG = (t%). Each row corresponds to a w-testable group of input sets. The test control unit is a fdte state machine realizing the following test schedule: For the test of each group of w-testable sets, the w-bit counter cycles through all possible 2W
states. For each state of the counter the primary inputs and the scan path elements of the CUT must be supplied with the contents of the corresponding counter stages. For an input i the element t,.j = q i ) is chosen by the decoder, and the contents of the t,.j-th stage of the counter are shifted into the shift-register SR. Starting with the scan path elements this is done successively for all inputs. The serial output of the shift-register SR is connected to the scan data input (SDI) of the CUT and the stages of SR are connected to the primary inputs of the CUT.
The test pattem is applied to the CUT, when all bits have been shifted into the scan path. SR then contains the pattem to be applied to the primary inputs.
The counter-overflow is used to indicate that the test of a group of input sets is finished. The test is completed when all the g w-testable groups have been treated. Figure 11 summarizes the test schedule in a short algorithmic description. The set I of inputs of the CUT is regarded as the union PI U PPI of primary inputs (PI) and pseudo-primary inputs (PPI) corresponding to the scan path elements. The procedure of figure 11 yields an overall test time which is directly proportional to IILp2W.
A further speed-up is possible, if the scan path elements and the primary inputs of the CUT are treated simultaneously, but this requires to divide the test generation matrix into two separate matrices for primary inputs and scan elements. The test control unit becomes more complicated, because the loading of the scan path and of a shift register for the primary inputs has to be synchronized. The chip area occupied by the test control unit increases and the RAM must be made smaller. Because of this trade-off we decided to realize the basic structure shown in figure 10.
For the concrete implementation w = 16 and a 2048 x 8-bit RAM have been chosen, such that all circuits with III 5 512 and up to 8 w-testable groups of input sets can be dealt with. In order to make our approach feasible for larger circuits the RAM can be supplemented by an extemal RAM and the shift-register SR can be connected to an extemal shift-register. The testing time can be reduced by slightly modifying the test schedule. For each group of input sets belonging to a subset Py= 0 of Paper 30.3 outputs, the value wy = maxII(o)l I w is determined. If wy c w holds, it is sufficient to cycle through the first 2WY
states of the counter in order to test the group y.
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The chip has been designed using the VENUS CAD-system for standard cell design [5].
In the next section we describe how our approach can be extended to provide a pseudo-exhaustive test for sequential circuits.
Extension to sequential circuits
In [24] the concept of a pseudo-exhaustive test for sequential circuits with an acyclic dataflow was developed. For the test of sequential circuits, pattern sequences have to be applied. A pseudo-exhaustive set of pattern sequences for synchronous circuits without feedback loops is derived from a pseudoexhaustive test set for an equivalent combinational circuit, the so-called combinational representation. The maximal number of flip-flops on a path from the primary inputs to the primary outputs within the acyclic circuit C is denoted by r. Since C is acyclic, each state is reachable in at most r+l steps, and it is sufficient to apply pattern sequences of length r+l in order to detect a combinational fault. To construct the combinational representation of C, Roth's approach of time frames is modified, such that for each time step only a part of the circuit is copied.
Thus an equivalent combinational circuit with a set i c I x (0, ..., r ) of inputs and characteristic cover 5 := (~( O ) )~O is obtained.
Definition 7: Let C be a sequential circuit with inputs I and outputs 0, and let r denote the maximal number of flip-flops on a path from the primary inputs to the primary outputs. During test execution the elements of T must be transformed into sequences, i.e. each b E T must be divided into the patterns prIx (o)(b),...,prIx (r) (b) to be applied successively. Since TG is computed by the methods developed in section 3, the pseudoexhaustive test set ; I . for 5: can be generated by the hardware described in section 4.
To construct T and to divide the elements of T into pattem sequences, it is necessary to store how the columns of TG correspond to inputs of C at different time steps. Furthermore, the chip control unit has to distinguish between primary inputs of C and scan elements at each time step. These straightforward extensions are also implemented into the chip reported. The test schedule for this operation mode is sketched in figure 12. To investigate the efficiency of the algorithm presented in section 3, the ISCAS c-benchmark circuits were segmented [ll] . The cones of the modified circuits have at most 16 inputs. Table  1 shows the circuit characteristics. The first column contains the name of the circuit. In the second and third columns the number of inputs and outputs of the modified circuits are listed. These numbers include additional inputs and outputs for segmentation purposes, which are realized by so-called segmentation cells. These cells are part of a scan path. 
Conclusion
An algorithm and a circuit have been presented for extemal testing by pseudo-exhaustive patterns. The algorithm divides the cones of the device under test into subsets, which are simultaneously testable. For each group of cones, a minimal pseudoexhaustive test set can be generated. The union of these test sets leads to a global pseudo-exhaustive test set, the size of which is distinctly smaller than the test lengths derived by the procedures presented earlier.
The circuit described can be programmed by the output of the algorithm and generates the corresponding pseudo-exhaustive test set. It is able to control the entire test application for a device under test if a (partial) scan path is incorporated. Hence the advantages of extemal testing known for weighted random patterns are combined with the benefits of a pseudo-exhaustive test, for instance a higher and guaranteed fault coverage.
